

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/543,034	04/05/2000	Tongbi Jiang	3818.1US (98-887.1)	6830	
7	590 08/10/2005		EXAM	EXAMINER	
James R Duzan			KANG, DONGHEE		
Trask Britt & Rossa P O Box 2550			ART UNIT	ART UNIT PAPER NUMBER	
Salt Lake City, UT 84110			2811		
			DATE MAILED: 08/10/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summan	09/543,034	JIANG, TONGBI				
Office Action Summary	Examiner	Art Unit				
	Donghee Kang	2811				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 22 July 2005.						
2a) ☐ This action is FINAL . 2b) ☒ This	This action is FINAL. 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowan	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) <u>1-15</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5)⊠ Claim(s) <u>2,3 and 10</u> is/are allowed.						
6)⊠ Claim(s) <u>1, 4-9 & 11-15</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date Notice of Informal Patent Application (PTO-152)						
Paper No(s)/Mail Date 6) Other:						

Application/Control Number: 09/543,034 Page 2

Art Unit: 2811

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 07-22-05 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims **1, 4-5, 7, 9, & 11-14** are rejected under 35 U.S.C. 102(e) as being anticipated by Yew et al. (US 6,049,129).

Regarding claims **1 & 15**, Yew et al. disclose a semiconductor die assembly comprising (Figs. 4&5 and Col.8, lines 45 – Col.9, line7):

a printed circuit board (70; Col.8, lines 51-52) having a first surface (94) and a second surface (92), wherein said printed circuit board includes at least one opening (86; Col.8, line 62) defined therethrough between said printed circuit board first surface

(94) and said printed circuit board second surface (92), wherein the printed circuit board is constructed from a material such as FR-4 (Col.3, lines 58-60 & Col.8, lines 53-54);

at least one semiconductor chip (50) having an active surface with at least one electrical connection area (120; Col.8, lines 59-60) disposed on said semiconductor chip active surface, said at least one semiconductor chip oriented having said at least one electrical connection area (120) substantially aligned with said at least one printed circuit board opening (86); and

at least one piece of adhesive tape (60; Col.8, lines 47-50) interposed between and attaching said semiconductor chip active surface and said printed circuit board first surface (94), a width of the one piece of adhesive tape extending at least one of to at least said edge of said at least one printed circuit board opening. The use of the phrase "semiconductor chip" and "semiconductor die" are considered to be interchangeable in the art. Thus, the "semiconductor chip" would meet the claimed phrase "semiconductor die".

The phrase "printed circuit board" would meet the claimed phrase "semiconductor substrate" because applicant noted that "the semiconductor substrate" can be an FR-4 printed circuit board (see disclosure; lines11-12 on page 13). Yew et al. do not explicitly teach the adhesive tap providing a detectable surface within said opening and first surface. However, this feature is inherent in Yew because the claimed structure is identical to the Yew's structure.

Regarding claim 4, Yew et al. disclose the semiconductor chip assembly further including at least one electrical connection (80) extending between said at least one

electrical connection area (120) and at least strips (82) on said printed circuit board second surface (Col.8, lines 60-62). The phrase "strips" would meet the claimed phrase "trace" because the phrases, strips and trace, are often used interchangeable in the art.

Regarding claim **5**, Yew et al. disclose the at least one electrical connection comprises a bond wire (Col.8, lines 60-62).

Regarding claim **7**, Yew et al. disclose the semiconductor chip assembly further including a potting material (90) disposed within said at least one printed circuit board opening encasing said at least one electrical connection, wherein the potting material comprises epoxies or silicone (Col.7, lines 26-34 & Col.8, lines 65-66). The "potting material" would meet the claimed phrase "glob top material" because the phrase, potting material and glob top material, are often used interchangeable in the art, and the potting material and glob top material both include epoxy or silicone (see disclosure; lines18-20 on page 2).

Regarding claim **9**, Yew et al. disclose the at least one adhesive tape (60) comprises a planar carrier film (polyimide) including a first surface having a first adhesive disposed thereon and a second surface having a second adhesive disposed thereon (Col.3, lines 53-54).

Regarding claims 11 & 14, Yew et al. teach substantially the entire claimed structure, as applied to claim 1 explained above, except that the semiconductor chip assembly further comprising at least one fillet located proximate said at least one adhesive tape, said edge of said at least one semiconductor chip, and said semiconductor substrate first surface.

Application/Control Number: 09/543,034

Art Unit: 2811

However, this feature is inherent because of following reason:

Applicant noted that filleting of the adhesive layers is caused by flow of the material in the adhesive layers during attachment of the semiconductor die to the semiconductor substrate by processing known in the art, such as heating processes, which cause the adhesive layers to momentarily flow out from the space between the carrier film and the semiconductor substrate and thereafter solidify (see disclosure; lines 18-23 on page 16).

Yew et al. also teach that the attachment of the semiconductor die (50) to the semiconductor substrate (70) is conducted under pressing and heating process (Col.4, lines 32-25). This pressing and heating process would cause the adhesive film to flow to said edge of said at least one semiconductor chip and would form fillets located proximate the adhesive film, said edge of said at least one semiconductor chip, and said semiconductor substrate first surface because the adhesiveness of the tape would stick to the surface of semiconductor die.

Regarding claims 12 & 13, Yew et al. teach substantially the entire claimed structure, as applied to claim 1 explained above, except that the semiconductor chip assembly further comprising at least one fillet located proximate said at least one adhesive tape, said edge of said at least one semiconductor substrate opening, and said active surface of said at least one semiconductor die.

However, this feature is inherent because of following reason:

Applicant noted that filleting of the adhesive layers is caused by flow of the material in the adhesive layers during attachment of the semiconductor die to the

semiconductor substrate by processing known in the art, such as heating processes, which cause the adhesive layers to momentarily flow out from the space between the carrier film and the semiconductor substrate and thereafter solidify (see disclosure; lines 18-23 on page 16).

Yew et al. also teach that the attachment of the semiconductor die (50) to the semiconductor substrate (70) is conducted under pressing and heating process (Col.4, lines 32-25). This pressing and heating process would cause the adhesive film to flow to and slightly within the base perimeter of the opening (86) and would form fillets located proximate the adhesive film, the printed circuit opening, and active surface of the semiconductor chip because the adhesiveness of the tape would stick to the surface of semiconductor die.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims **6** is rejected under 35 U.S.C. 103(a) as being unpatentable over Yew et al. in view of Khandros et al. (US 5,148,266).

Yew et al. do not expressly teach the electrical connection comprising a Tape Automate Bonding (TAB) connection. Khandros et al. note that the most widely utilized primary interconnection methods are wire bonding, tape automated bonding (TAB) and flip-chip bonding (Col.2, lines 23-25). Tape automated bonding (TAB) can provide the

assembly with good resistance to thermal stresses (Col.3, lines 6-8). APA in Fig.15 also teaches a TAB connector (216) attached to bond pad (208) on the semiconductor chip and trace (212) on the semiconductor substrate. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to substitute the bond wire of Yew et al. with tape automated bonding (TAB) as taught by APA and Khandros since the tape automated bonding (TAB) can provide the semiconductor chip assembly with good resistance to thermal stresses.

6. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yew et al. in view of Murakami et al. (US 5,612,569).

Yew et al. teach the semiconductor chip assembly further including an encapsulant material (90) encasing the back of semiconductor chip (50) (Col.7, lines 21-34 & Col.9, lines 2-3) but do not teach the encapsulant material encasing said glob top (potting) material and the principal surface of the semiconductor chip. However, Murakami et al. in Fig.34 teach the semiconductor chip having its principal surface covered with a glob top material (20) which is more flexible or fluid than the mold resin (2A) to cover the bonding wires while the outside being sealed up with a resin. Note that the circuit in the integrated package must be sealed to isolate it from the atmosphere, dirt, moisture, and other contamination which could destroy the circuit or affect its operation. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to mold the outside of the glob top (potting) material with a resin

Application/Control Number: 09/543,034

Art Unit: 2811

(encapsulant material) as taught by Murakami et al. in the Yew et al.'s device in order to protect the semiconductor package from contaminations:

Page 8

Allowable Subject Matter

7. Claims 2-3 & 10 are allowed.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Donghee Kang whose telephone number is 571-272-1656. The examiner can normally be reached on Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steve Loke can be reached on 571-272-1657. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). Longhunghel

> Donghee Kang Primary Examiner

Art Unit 2811

dhk